



650V GaN Enhancement-mode Power Transistor


- Enhancement mode transistor-Normally off power switch
- Ultra high switching frequency
- No reverse-recovery charge
- Low gate charge, low output charge
- Qualified for industrial applications according to JEDEC Standards
- ESD safeguard



- High efficiency power switching
- High power density
- Enables higher switching frequency
- System cost savings

Gate	8
Drain	1,2,3,4
Kelvin Source	7
Source	5,6

- AC-DC converters
- DC-DC converters
- Totem pole PFC
- Fast battery charging
- High density power conversion
- High efficiency power conversion



Parameter	Value	Unit
$V_{DS,max}$	650	V
$R_{DS(on),max}$	200	m Ω
$Q_{G,typ}$	1.0	nC
$I_{DS,Pulse}$	20	A
$Q_{OSS} @ 400V$	18	nC
Q_{rr}	0	nC

Type/Ordering Code	Package	Marking
INN650D02	DFN 8X8	INN650D02

Table of contents

Features.....	1
Benefits	1
Applications	1
Table of contents	2
1 Maximum ratings.....	3
2 Thermal characteristics	4
3 Electrical characteristics	5
4 Electrical characteristics diagrams.....	7
5 Package outlines	13
6 Reel information	14
7 Revision history	15

1 Maximum ratings

at $T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

Continuous application of maximum ratings can deteriorate transistor lifetime. For further information, contact Innoscence sales office.

Table 3 Maximum ratings

Parameter	Symbol	Values			Unit	Note/Test Condition
		Min.	Typ.	Max.		
Drain source voltage	$V_{DS,max}$	-	-	650	V	$V_{GS} = 0\text{ V}$, $I_D = 100\text{ }\mu\text{A}$
Drain source voltage transient ¹	$V_{DS(transient)}$	-	-	750	V	$V_{GS} = 0\text{ V}$, $V_{DS} = 750\text{ V}$
Continuous current, drain source	I_D	-	-	11	A	$T_c = 25\text{ }^{\circ}\text{C}$
Pulsed current, drain source ²	$I_{D,pulse}$	-	-	20	A	$T_c = 25\text{ }^{\circ}\text{C}$; $V_G = 6\text{ V}$; See Figure 15;
Pulsed current, drain source ²	$I_{D,Pulse}$	-	-	15	A	$T_c = 125\text{ }^{\circ}\text{C}$; $V_G = 6\text{ V}$; See Figure 16;
Gate source voltage, continuous ³	V_{GS}	-1.4	-	+7	V	$T_j = -55\text{ }^{\circ}\text{C}$ to $150\text{ }^{\circ}\text{C}$
Gate source voltage, pulsed	$V_{GS,pulse}$	-20	-	+10	V	$T_j = -55\text{ }^{\circ}\text{C}$ to $150\text{ }^{\circ}\text{C}$; $t_{PLUSE} = 50\text{ ns}$, $f = 100\text{ kHz}$ open drain
Power dissipation	P_{tot}	-	-	97	W	$T_c = 25\text{ }^{\circ}\text{C}$
Operating temperature	T_j	-55	-	+150	$^{\circ}\text{C}$	
Storage temperature	T_{stg}	-55	-	+150	$^{\circ}\text{C}$	

¹ $V_{DS(transient)}$ is intended for surge rating during non-repetitive events, $t_{Pulse} < 1\text{ }\mu\text{s}$

² Pulse = $300\text{ }\mu\text{s}$

³ The minimum V_{GS} is clamped by ESD protection circuit, as shown in Figure 10

2 Thermal characteristics

Table 4 Thermal characteristics

Parameter	Symbol	Values			Unit	Note/Test Condition
		Min.	Typ.	Max.		
Thermal resistance, junction-case	R_{thJC}	-	-	1.28	°C/W	
Reflow soldering temperature	T_{solder}	-	-	260	°C	MSL3

3 Electrical characteristics

at $T_j = 25\text{ }^{\circ}\text{C}$, unless specified otherwise

Table 5 Static characteristics

Parameter	Symbol	Values			Unit	Note/Test Condition
		Min.	Typ.	Max.		
Gate threshold voltage	$V_{GS(TH)}$	1.2	1.7	2.2	V	$I_D = 11\text{ mA}$; $V_{DS} = V_{GS}$; $T_j = 25\text{ }^{\circ}\text{C}$
		-	2	-		$I_D = 11\text{ mA}$; $V_{DS} = V_{GS}$; $T_j = 125\text{ }^{\circ}\text{C}$
Drain-source leakage current	I_{DSS}	-	0.5	100	μA	$V_{DS} = 650\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$
		-	5	-		$V_{DS} = 650\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 150\text{ }^{\circ}\text{C}$
Gate-source leakage current	I_{GSS}	-	10	-	μA	$V_{GS} = 6\text{ V}$; $V_{DS} = 0\text{ V}$
Drain-source on-state resistance	$R_{DS(on)}$	-	180	200	$\text{m}\Omega$	$V_{GS} = 6\text{ V}$; $I_D = 3\text{ A}$; $T_j = 25\text{ }^{\circ}\text{C}$
		-	370	-	$\text{m}\Omega$	$V_{GS} = 6\text{ V}$; $I_D = 3\text{ A}$; $T_j = 150\text{ }^{\circ}\text{C}$
Gate resistance	R_G	-	1.4	-	Ω	$F = 5\text{ MHz}$; open drain

Table 6 Dynamic characteristics

Parameter	Symbol	Values			Unit	Note/Test Condition
		Min.	Typ.	Max.		
Input capacitance	C_{iss}	-	70	-	pF	$V_{GS} = 0\text{ V}$; $V_{DS} = 400\text{ V}$; $f = 100\text{ kHz}$
Output capacitance	C_{oss}	-	18	-	pF	$V_{GS} = 0\text{ V}$; $V_{DS} = 400\text{ V}$; $f = 100\text{ kHz}$
Reverse transfer capacitance	C_{rss}	-	0.3	-	pF	$V_{GS} = 0\text{ V}$; $V_{DS} = 400\text{ V}$; $f = 100\text{ kHz}$
Effective output capacitance, energy related ¹	$C_{o(er)}$	-	29	-	pF	$V_{GS} = 0\text{ V}$; $V_{DS} = 0\text{ to }400\text{ V}$
Effective output capacitance, time related ²	$C_{o(tr)}$	-	44	-	pF	$V_{GS} = 0\text{ V}$; $V_{DS} = 0\text{ to }400\text{ V}$
Output Charge	Q_{oss}	-	18	-	nC	$V_{GS} = 0\text{ V}$; $V_{DS} = 0\text{ to }400\text{ V}$

¹ $C_{o(er)}$ is the fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 400 V

² $C_{o(tr)}$ is the fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 400 V

Table 7 Gate charge characteristics

Parameter	Symbol	Values			Unit	Note/Test Condition
		Min.	Typ.	Max.		
Gate charge	Q_G	-	1.0	-	nC	$V_{GS} = 0 \text{ to } 6 \text{ V}; V_{DS} = 400 \text{ V}; I_D = 3 \text{ A}$
Gate-source charge	Q_{GS}	-	0.16	-	nC	
Gate-drain charge	Q_{GD}	-	0.62	-	nC	
Gate Plateau Voltage	V_{Plat}	-	2.2	-	V	$V_{DS} = 400 \text{ V}; I_D = 3 \text{ A}$


Table 8 Reverse conduction characteristics

Parameter	Symbol	Values			Unit	Note/Test Condition
		Min.	Typ.	Max.		
Source-Drain reverse voltage	V_{SD}	-	3	-	V	$V_{GS} = 0 \text{ V}; I_{SD} = 5 \text{ A}$
Pulsed current, reverse	$I_{S,pulse}$	-	-	22	A	$V_G = -4 \text{ V}$
Reverse recovery charge	Q_{rr}	-	0	-	nC	$I_{SD} = 5 \text{ A}; V_{DS} = 400 \text{ V}$
Reverse recovery time	t_{rr}	-	0	-	ns	
Peak reverse recovery current	I_{rrm}	-	0	-	A	

4 Electrical characteristics diagrams


at $T_j = 25\text{ }^{\circ}\text{C}$, unless specified otherwise

Figure 1 Typ. output characteristics




$$I_D = f(V_{DS}, V_{GS}); T_j = 25\text{ }^{\circ}\text{C}$$

Figure 2 Typ. output characteristics




$$I_D = f(V_{DS}, V_{GS}); T_j = 125\text{ }^{\circ}\text{C}$$

Figure 3 Typ. Drain-source on-state resistance




$$R_{DS(on)} = f(I_D, V_{GS}); T_j = 25\text{ }^{\circ}\text{C}$$

Figure 4 Typ. Drain-source on-state resistance




$$R_{DS(on)} = f(I_D, V_{GS}); T_j = 125\text{ }^{\circ}\text{C}$$

Figure 5 Typ. channel reverse characteristics




$$I_D = f(V_{DS}, V_{GS}); T_j = 25\text{ }^{\circ}\text{C}$$

Figure 6 Typ. channel reverse characteristics




$$I_D = f(V_{DS}, V_{GS}); T_j = 125\text{ }^{\circ}\text{C}$$

Figure 7 Typ. channel reverse characteristics



$$I_D = f(V_{DS}, V_{GS}); T_j = 25\text{ }^{\circ}\text{C}$$

Figure 8 Typ. channel reverse characteristics




$$I_D = f(V_{DS}, V_{GS}); T_j = 125\text{ }^{\circ}\text{C}$$

INN650D02


650V GaN Enhancement-mode Power Transistor

Figure 9 Typ. transfer characteristics




$I_D = f(V_{GS}); V_{DS} = 3\text{ V}$

Figure 10 Typ. Gate-to-Source leakage



$I_G = f(V_{GS}); I_G$ reverse turn on by ESD unit

Figure 11 Drain-source leakage characteristics



$I_{DSS} = f(V_{DS}); V_{GS} = 0\text{ V}$










Figure 12 Gate threshold voltage  $V_{TH} = f(T_j); V_{GS} = V_{DS}; I_D = 11\text{ mA}$	Figure 13 Drain-source on-state resistance  $R_{DS(on)} = f(T_j); I_D = 3\text{ A}; V_G=6\text{V}$
Figure 14 Power dissipation  $P_{tot} = f(T_C)$	Figure 15 Max.transient thermal impedance  $Z_{thJC} = f(t_P, D)$

Figure 16 Safe operating area  $I_D = f(V_{DS}); T_C = 25\text{ }^{\circ}\text{C}$	Figure 17 Safe operating area  $I_D = f(V_{DS}); T_C = 125\text{ }^{\circ}\text{C}$
Figure 18 Typ. gate charge  $V_{GS} = f(Q_G); V_{DCLINK} = 400\text{ V}; I_D = 3\text{ A}$	Figure 19 Typ. capacitances  $C_{XSS} = f(V_{DS}); \text{Freq.} = 100\text{ kHz}$


INN650D02
650V GaN Enhancement-mode Power Transistor

Figure 20 Typ. output charge




$Q_{oss} = f(V_{DS})$; Freq. = 100 kHz

Figure 21 Typ. C_{oss} stored Energy



$E_{oss} = f(V_{DS})$; Freq. = 100 kHz

5 Package outlines



SYMBOL	DIMENSION		
	MIN	NOM	MAX
A	0.80	0.90	1.00
A1	0.00	0.02	0.05
A2	---	0.203 Ref	---
b	0.95	1.00	1.05
D	8.00 B. S. C		
D1	6.84	6.94	7.04
D2	0.40	0.50	0.60
E	8.00 B. S. C		
E1	0.90	1.00	1.10
E2	3.10	3.20	3.30
E3	2.70	2.80	2.90
e	2.00 B. S. C		
L	0.40	0.50	0.60
NOTE: All dimensions in mm			

Pad 1,2,3,4 is Drain


Pad 5,6 is Source

Pad 7 is Kelvin Source

Pad 8 is Gate

Pad 9 is Attach Pad

6 Reel information



7 Revision history

Major changes since the last revision

Revision	Date	Description of changes
1.0	2020-03-10	Final version release